SpiSink Member List

This is the complete list of members for SpiSink, including all inherited members.
_clockIsIdleHighSpiSink [private]
_clockSampleOnLeadingEdgeSpiSink [private]
_misoSpiSink [private]
_misoStateSpiSink [private]
_portSpiSink [private]
_prevClkStateSpiSink [private]
_prevSSSpiSink [private]
_sclkSpiSink [private]
_sclkStateSpiSink [private]
_srSpiSink [private]
_ssSpiSink [private]
_ssStateSpiSink [private]
_stateSpiSink [private]
SpiSink(Net &ssNet, Net &sclkNet, Net &misoNet, bool clockIsIdleHigh=true, bool clockSampleOnLeadingEdge=true)SpiSink
Step(bool &trueHwStep, SystemClockOffset *timeToNextStepIn_ns=0)SpiSink [private, virtual]
Generated on Sun Feb 12 16:53:07 2012 for Simulavr by  doxygen 1.6.3